THE ROLE:The client is looking for a passionate and experienced Design Engineer for RTL and Firmware development of high-speed LPDDR, DDR IPs. Be a part of the definition, design and development phase of industry-leading Memory PHYs and interface IP. This opportunity includes creation of new IO designs as well as working on multiple designs and enhancing methodologies in parallel. Be a part of a team that delivers Industry leading IP and help our experts in RTL, FW, circuit, and architecture teams develop leading edge and differentiating IPs.THE PERSON:You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.KEY RESPONSIBILITIES:RTL design for memory I/OPHY Digital Architecture development from pathfinding, coding, verification to physical implementationPHY link layer design, implementation & verification with Analog and System architect.PHY Analog/Digital co-designDigital design and RTL codingTiming Synthesis & Drive Physical implementationCollaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verifiedEstimate the time required to write the new feature tests and any required changes to the test environmentBuild the unit testsDebug design failures to determine the root cause; work with DV and firmware engineers to resolve design defects and correct any test issuesPREFERRED EXPERIENCE:5+ years of experienceDigital design engineering experienceProficient in debugging firmware and RTL code using simulation toolsProficient in using UVM testbenches and working in Linux and Windows environmentsExperienced with Verilog, System Verilog, C, and C++Excellent knowledge of Verilog, System Verilog and a scripting language; experience with Python, Perl and TCL is a plusKnowledge of clocking architectures, synchronization, and CDC methodologySERDES, DDR, Memory Controller, or MAC Design experience is preferredStrong understanding of computer organization/architecture.Mixed signal RTL experience is a plusExposure to leadership or mentorship is an assetACADEMIC CREDENTIALS:Bachelors or Masters degree in computer engineering/Electrical EngineeringNote:(Hybrid - 3 days a week)VIVA is an equal opportunity employer. All qualified applicants have an equal opportunity for placement, and all employees have an equal opportunity to develop on the job. This means that VIVA will not discriminate against any employee or qualified applicant on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability or protected veteran status.
(Please ensure email matches your resume email)
(document types allowed: doc/docx/rtf/pdf/txt) (max 2MB)
By submitting this form, you are consenting to the VIVA team contacting you via Phone/Email/SMS