Staff Verification EngineerKey Responsibilities:• Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified• Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases• Estimate the time required to write the new feature tests and any required changes to the test environment• Build the directed and random verification tests• Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirementsPreferred Experience:• Ideally Masters + 5 years or Bachelors + 8 years is preferred• Proficient in IP level ASIC verification• Proficient in debugging firmware and RTL code using simulation tools • Proficient in using UVM testbenches and working in Linux and Windows environments• Experienced with Verilog, System Verilog, C, and C++ • Developing UVM based verification frameworks and testbenches, processes and flows• Automating workflows in a distributed compute environment. • Good understanding and hands-on experience in the UVM concepts and SystemVerilog language • Scripting language experience: Perl, Ruby, Makefile, shell preferred. Notes:onsite/hybrid 2 days a weekVIVA is an equal opportunity employer. All qualified applicants have an equal opportunity for placement, and all employees have an equal opportunity to develop on the job. This means that VIVA will not discriminate against any employee or qualified applicant on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability or protected veteran status.
(Please ensure email matches your resume email)
(document types allowed: doc/docx/rtf/pdf/txt) (max 2MB)
By submitting this form, you are consenting to the VIVA team contacting you via Phone/Email